Great ! You just caught a bug !

About

The aim of this website is to connect verification engineers and provide an opportunity to share ideas and learn. You can also write your own blog post and not worry about maintaining it. It's also a platform for students to know more about chip design verification, languages and methodologies used in the industry during a project cycle.

Login with your Facebook or LinkedIn account to begin and it's FREE !
Forum

Phase raise objection and drop objection
In uvm we use raise objection and drop objection ? What is the background proces...
286 Hits
0 Votes
1 Replies
In UVM
Posted on Saturday, 20 April 2019
  • Resolved
    • #uvm
    Memory load by UVM agent
    Hi I have a question about how to preload the processor memories from a UVM agen...
    258 Hits
    0 Votes
    1 Replies
    In UVM
    Posted on Monday, 15 April 2019
    How to read all the register in RAL model using re
    I have a RAL model of registers in my design. I want to read all the register in...
    788 Hits
    0 Votes
    1 Replies
    In UVM
    Posted on Sunday, 07 April 2019
    • #uvm
    • #RAL

    You consent to our cookies if you continue to use our website. To know more about cookies, see our privacy policy. I accept cookies from this site.

    Agree