About

Learn from chip design and verification tutorials, connect with other engineers, share your ideas in a blog post, get answers to your questions in the forum and do more !

This is a great platform for students and young engineers to know more about chip design and verification, languages and methodologies used in the industry.

Login with your Facebook or LinkedIn account to begin and it's FREE !

Recent Blog Posts
Recent Discussions in Q&A Forum
SOC
hlo sir what is an IP and VIP ? how we will design these IP and VIP?...
477 Hits
0 Votes
1 Replies
In SoC
Posted on Friday, 24 April 2020
  • #soc
verification plan
steps to follow for the verification plan....
738 Hits
0 Votes
1 Replies
In SoC
Posted on Monday, 23 March 2020
How to print a multiline column table in systemver
hi guys, i want to print the data in a table like below : +------------+--...
421 Hits
0 Votes
2 Replies
In Forum
Posted on Sunday, 22 March 2020
  • #system verilog
Error injection in UVM
Hi, can anyone explain how to inject error in uvm with a simple example...
543 Hits
0 Votes
1 Replies
In UVM
Posted on Friday, 13 March 2020

You consent to our cookies if you continue to use our website. To know more about cookies, see our privacy policy. I accept cookies from this site.

Agree