Great ! You just caught a bug !

About

The aim of this website is to connect verification engineers and provide an opportunity to share ideas and learn. You can also write your own blog post and not worry about maintaining it. It's also a platform for students to know more about chip design verification, languages and methodologies used in the industry during a project cycle.

Login with your Facebook or LinkedIn account to begin and it's FREE !
Forum

How do we rerun long tests without wasting time?
Suppose i have a long running test say it ran for 24 hours and it encountered a ...
8 Hits
0 Votes
0 Replies
In UVM
Posted on Tuesday, 18 December 2018
  • New
    • #verification
    • #system verilog
    • #uvm
    DRIVER CLASS IN UVM IS NON VIRTUAL??
    Canu explain why uvM driver is non virtual class...
    151 Hits
    0 Votes
    1 Replies
    In UVM
    Posted on Tuesday, 20 November 2018
    what is re active agent in uvm and how do we imple
    what is re active agent in uvm and how do we implement?...
    135 Hits
    0 Votes
    0 Replies
    In UVM
    Posted on Wednesday, 14 November 2018

    You consent to our cookies if you continue to use our website. To know more about cookies, see our privacy policy. I accept cookies from this site.

    Agree