Learn from chip design and verification tutorials, connect with other engineers, share your ideas in a blog post, get answers to your questions in the forum and do more !

This is a great platform for students and young engineers to know more about chip design and verification, languages and methodologies used in the industry.

Login with your Facebook or LinkedIn account to begin and it's FREE !

Recent Blog Posts
Recent Discussions in Q&A Forum
how to manager different classes in different file
I am working on example project (edaplayground) https://www.edaplayground.com...
708 Hits
0 Votes
1 Replies
Posted on Tuesday, 18 August 2020
  • #systemverilog
How to generate Constarintsfor signal which is low
How to generate a constraint for a signal_1 which low for 8 clk cycles then it i...
772 Hits
0 Votes
1 Replies
Posted on Monday, 13 July 2020
  • #system verilog
Regarding APB Agent example
Hi, I didn't use the apb_cfg as suggested in the blog and had set virtual int...
626 Hits
0 Votes
3 Replies
Posted on Wednesday, 12 August 2020
  • Resolved
  • Explain Backdoor and Front door register access in
    Backdoor and front door register access ??...
    14531 Hits
    0 Votes
    5 Replies
    In UVM
    Posted on Friday, 31 March 2017
  • Resolved
    • #RAL
    • #Backdoor