Welcome ! This website will help YOU (recent graduates/professionals) learn verification languages like SystemVerilog and UVM. Register for free and access more content !

Featured Posts

Memory load by UVM agent

How to read all the register in RAL model using reg_map?

Explain Backdoor and Front door register access in RAL ?

How to call different write function of different monitor in a single scoreboard ?


what is re active agent in uvm and how do we implement?

Canu please explain

UVM programming seuences

How can we configure a UVM Verification TB to support Hot Join?


Explain the difference in woring frequency and bandwidth of a device ?

Proxy objects and wrappers in UVM

How to get coverage of interface signals which are connected directly from DUT to Scoreboard??

Difference between Scoreboard and Subscriber?

Why in most of the protocols we use Active Low Reset ?

VLSI question


just uvm...

wrapper class

Can we get transaction in Functional Coverage through multiple Analysis Ports in Scoreboard ?

There are no discussions available here currently
  • Page :
  • 1
  • 2
  1. Posts: 32
  2. Resolved Posts: 38
  3. Unresolved Posts: 32
  4. Latest Member: Ramakrishna Chintha
Online Members

You consent to our cookies if you continue to use our website. To know more about cookies, see our privacy policy. I accept cookies from this site.