Discussions tagged systemverilog

I am working on example project (edaplayground) https://www.edaplayground.com/x/2gC5 It is divided into two different files (DUT & testbench) testbench has several classes in one file When I compile two files, no problem exist However,...
  • Page :
  • 1