Categories

Uncategorized
  1. 0 discussions
  2. 0 subcategories
UVM Topics related to Universal Verification Methodology
  1. 50 discussions
  2. 0 subcategories
SystemVerilog All questions related to SystemVerilog
  1. 20 discussions
  2. 0 subcategories
SoC SoC verification related topics definitely need a separate category.
  1. 5 discussions
  2. 0 subcategories
General Other general discussion related to either news/blog posts or events.
  1. 10 discussions
  2. 0 subcategories
Verilog All questions related to Verilog
  1. 2 discussions
  2. 0 subcategories