Facebook/LinkedIn login is now deprecated, please disconnect our access to your social profile.
User dashboard under chipverify.com/connect will be deprecated from Oct 1, 2020, Read More.
Let us contribute to a cleaner Earth, Go Green Updated: May 31, 2020
  1. Suresh varma
  2. Forum
  3. Monday, 13 July 2020
How to generate a constraint for a signal_1 which low for 8 clk cycles then it is high after 8th clk and again signal_1 is low for 16 clk cycles and again High after 16th clk ?
Attachments (1)
Responses (1)
Accepted Answer Pending Moderation
From the protocol diagram, I don't think you need any constraints. The protocol says that S has to be pulled low, followed by clock start and the first 8 clocks has to be low followed by a data pattern.
  1. 2 days ago
  2. Forum
  3. # 1
  • Page :
  • 1


There are no replies made for this post yet.
Be one of the first to reply to this post!

You consent to our cookies if you continue to use our website. To know more about cookies, see our privacy policy. I accept cookies from this site.

Agree