Welcome ! This website will help YOU (recent graduates/professionals) learn verification languages like SystemVerilog and UVM. Register for free and access more content !
  1. Nayan Naware
  2. UVM
  3. Sunday, 07 April 2019
I have a RAL model of registers in my design. I want to read all the register in RAL model.

Can any one explain with example?
Responses (1)
Accepted Answer Pending Moderation
You can try this with the address map.

uvm_reg m_reg_q[$];
m_reg_map.get_registers(m_reg_q);

Or you can get all registers from the top uvm_reg_block:

uvm_reg m_reg_q[$];
m_ral_model.get_registers(m_reg_q);
  1. more than a month ago
  2. UVM
  3. # 1
  • Page :
  • 1


There are no replies made for this post yet.
However, you are not allowed to reply to this post.

You consent to our cookies if you continue to use our website. To know more about cookies, see our privacy policy. I accept cookies from this site.

Agree