I am new for UVM . I have doubt in phases why connect phase is bottom to top approach, why can't top to bottom. I have clear idea about build phase is top to bottom approach because before child creation, the parent should be created. But I can't understand connect phase.
- system verilog