Welcome ! This website will help YOU (recent graduates/professionals) learn verification languages like SystemVerilog and UVM. Register for free and access more content !
  1. Nayan Naware
  2. UVM
  3. Friday, 31 March 2017
Backdoor and front door register access ??
Accepted Answer Pending Moderation
Thanks for asking these questions, I'll put a post on this soon.

A simple explanation is that frontdoor utilizes the register peripheral bus to drive protocol transactions to the design. This is the real use case scenario where a processor core can access the register space within the design via the peripheral bus. An example would be when the design has an APB interface for its registers, and the UVM environment sends APB transactions to the design with an address and data to read/write a particular register.

The backdoor is a technique to directly put/get the value onto the register variable in the design RTL signal, for which you have to build up the hierarchical path to the registers. Backdoor does not consume any simulation time, and is faster. But it is quite insufficient to be the only mode of verification. This is usually done during the early testbench development phase or when agents that can drive transactions to the DUT are not available.
  1. more than a month ago
  2. UVM
  3. # 1
Accepted Answer Pending Moderation
Hi,
Can you provide me a example of frontdoor and backdoor access ?
  1. more than a month ago
  2. UVM
  3. # 2
  • Page :
  • 1


There are no replies made for this post yet.
However, you are not allowed to reply to this post.
Easy Tutorials

You consent to our cookies if you continue to use our website. To know more about cookies, see our privacy policy. I accept cookies from this site.

Agree