Power of SystemVerilog Constraints

SystemVerilog constraints are pretty amazing ! Lets see one use case where constraints are used to generate two queues of random sizes with unique values. Let us assume total number of elements in each queue should be less than or equal to 10.

Continue reading
Recent Comments
Guest — DVJose
I think a few of the constraints are redundant here. The code could be much shorter. With regards to the unique constraint - (1)... Read More
Monday, 01 June 2020 21:37
Thanks for your comments ! Yes, I agree that unique can be brought out of the loop. However, with only l_q.size() + l_q2.size() in... Read More
Monday, 01 June 2020 22:05
  3063 Hits