Uniquely constrain variables

One of the most commonly asked questions in System Verilog for interviews is how to uniquely constrain any given array, or any two variables. There are a couple of workarounds for this, but we didn't have a clean shortcut to achieve this very useful functionality until the 2012 IEEE revision.

Continue reading
  3240 Hits

You consent to our cookies if you continue to use our website. To know more about cookies, see our privacy policy. I accept cookies from this site.