Stressing the interconnect for performance bugs

In an earlier post, I had given a small introduction on why performance verification is necessary for today's system on chips, along with a few key metrics that can be measured. Since any system will have multiple masters and multiple slaves, it is quite important to exercise these elements in various combinations such that the fabric is stressed and its internal arbiters and buffers are exhausted.

Continue reading
  2317 Hits

You consent to our cookies if you continue to use our website. To know more about cookies, see our privacy policy. I accept cookies from this site.