Power of SystemVerilog Constraints

SystemVerilog constraints are pretty amazing ! Lets see one use case where constraints are used to generate two queues of random sizes with unique values. Let us assume total number of elements in each queue should be less than or equal to 10.

Continue reading
Recent Comments
Guest — DVJose
I think a few of the constraints are redundant here. The code could be much shorter. With regards to the unique constraint - (1)... Read More
Monday, 01 June 2020 21:37
Admin
Thanks for your comments ! Yes, I agree that unique can be brought out of the loop. However, with only l_q.size() + l_q2.size() in... Read More
Monday, 01 June 2020 22:05
  3063 Hits
  2 Comments

Uniquely constrain variables

One of the most commonly asked questions in System Verilog for interviews is how to uniquely constrain any given array, or any two variables. There are a couple of workarounds for this, but we didn't have a clean shortcut to achieve this very useful functionality until the 2012 IEEE revision.

Continue reading
  4575 Hits
  0 Comments