Welcome ! This website will help YOU (recent graduates/professionals) learn verification languages like SystemVerilog and UVM. Register for free and access more content !

HDL routines for error injection


There are times when a signal within the design has to be probed or monitored for certain tasks in the testbench. Typically these are accessed via hierarchical references and tend to break when the same code is ported to different projects because of changes in design hierarchy. UVM has a set of DPI implementation tasks for backdoor accesses that has a similar effect and achieves much better code reusability.

Continue reading
  1121 Hits
Easy Tutorials

You consent to our cookies if you continue to use our website. To know more about cookies, see our privacy policy. I accept cookies from this site.