Welcome ! This website will help YOU (recent graduates/professionals) learn verification languages like SystemVerilog and UVM. Register for free and access more content !

In the early days of integrated circuits, engineers had to sit down and physically draw transistors and their connections on paper to design them such that it can be fabricated on silicon. Bigger and complex circuits demanded more engineers, time and other resources and soon enough there was a need to have a better way of designing integrated circuits. That was the time when VHDL was developed to enhance the design process by allowing engineers to describe the functionality of the desired hardware and let automation tools convert that behavior into actual hardware elements like combinational gates and sequential logic. Verilog was developed to simplify the process and make the Hardware Description Language (HDL) more robust and flexible. Today, Verilog is the most popular HDL used and practiced throughout the semiconductor industry.

Click here for a quick 5 min tutorial !

Verilog creates a level of abstraction that helps hide away the details of its implementation and technology. For example, the design of a D flip-flop would require the knowledge of how the transistors need to be arranged to achieve a positive-edge triggered FF and what the rise, fall and clk-Q times required to latch the value onto a flop among many other technology oriented details. Power dissipation, timing and the ability to drive nets and other flops would also require a more thorough understanding of the physical characteristics of a transistor. Verilog helps us focus on the behavior and leave the rest to be sorted out later.

  module dff (input d, rstn, clk,
              output reg q);
    always @ (posedge clk)
      if (!rstn)
        q < = 0;
        q <= d;

The simple example shown above illustrates how all the physical implementation details have been hidden while still providing a clear idea of how a flip-flop functions. Only a few lines of code were sufficient to model a positive edge triggered flip-flop.

So, dff is a module that represents a flip-flop, and it is possible to choose the actual physical implementation of the flop from a wide variety of different styles of flops optimized for area, power and performance. They are usually compiled into libraries and will be available for us to select within EDA tools at a later stage in the design process.

Now that you know what Verilog is, let's start learning Verilog !

Was this article helpful ?

We use cookies to personalize content and ads, to provide social media features and to analyze our traffic. You consent to our cookies if you continue to use our website. To find out more about the cookies we use and how to delete them, see our privacy policy.

  I accept cookies from this site.
EU Cookie Directive plugin by www.channeldigital.co.uk