Great ! You just caught a bug !

About

The aim of this website is to connect verification engineers and provide an opportunity to share ideas and learn. You can also write your own blog post and not worry about maintaining it. It's also a platform for students to know more about chip design verification, languages and methodologies used in the industry during a project cycle.

Login with your Facebook or LinkedIn account to begin and it's FREE !
Connect

Pinned Items
Recent Activities
  • kuruba Nataraj is now friends with Aravind Prakash
    Post is under moderation
    Stream item published successfully. Item will now be visible on your stream.
  • Veena Akkinapalli unlocked the badge Member
    Member
    Being part of a community. To unlock this badge, you need to register on this site.
    0
    0
    0
    0
    0
    0
    Post is under moderation
    Stream item published successfully. Item will now be visible on your stream.
  • Vedula Sitaram unlocked the badge Member
    Member
    Being part of a community. To unlock this badge, you need to register on this site.
    0
    0
    0
    0
    0
    0
    Post is under moderation
    Stream item published successfully. Item will now be visible on your stream.
There are no activities here yet
Discuss

Getting error while starting simulation in modelsi
Hello, I have been following the steps mentioned in the tutorial given in the v...
1659 Hits
0 Votes
7 Replies
In UVM
Posted on Thursday, 01 June 2017
  • Resolved
  • Explain Backdoor and Front door register access in
    Backdoor and front door register access ??...
    2627 Hits
    0 Votes
    2 Replies
    In UVM
    Posted on Friday, 31 March 2017
    • #RAL
    • #Backdoor
    why connect phase is bottom to top?
    I am new for UVM . I have doubt in phases why connect phase is bottom to top app...
    597 Hits
    0 Votes
    1 Replies
    In UVM
    Posted on Friday, 16 February 2018
    • #system verilog
    • #uvm